Go to the source code of this file.
|
#define | CACHE(descriptor, flags, totalSize, assoc, entrySize) { descriptor, assoc, -entrySize, flags | ((totalSize)/(entrySize)) } |
|
#define | TLB(descriptor, flags, entrySize, assoc, numEntries) { descriptor, assoc, numEntries, flags | (entrySize) } |
|
|
static void | x86_x64::AddCache (const x86_x64::Cache &cache) |
|
static void | x86_x64::AddTLB (const x86_x64::Cache &tlb) |
|
static x86_x64::Cache | x86_x64::AMD::L1Cache (u32 reg, x86_x64::Cache::Type type) |
|
static x86_x64::Cache | x86_x64::AMD::L2Cache (u32 reg, x86_x64::Cache::Type type) |
|
static x86_x64::Cache | x86_x64::AMD::L3Cache (u32 reg, x86_x64::Cache::Type type) |
|
static x86_x64::Cache | x86_x64::AMD::TLB1 (u32 reg, size_t bitOffset, size_t pageSize, x86_x64::Cache::Type type) |
|
static x86_x64::Cache | x86_x64::AMD::TLB2 (u32 reg, size_t bitOffset, size_t pageSize, x86_x64::Cache::Type type) |
|
static void | x86_x64::AMD::AddTLB2Pair (u32 reg, size_t pageSize) |
|
static void | x86_x64::AMD::DetectCacheAndTLB () |
|
static bool | x86_x64::CPUID4::DetectCache () |
|
static void | x86_x64::CPUID2::AppendDescriptors (u32 reg, Descriptors &descriptors) |
|
static Descriptors | x86_x64::CPUID2::GetDescriptors () |
|
static const Characteristics * | x86_x64::CPUID2::CharacteristicsFromDescriptor (Descriptor descriptor) |
|
static bool | x86_x64::CPUID2::HandleSpecialDescriptor (Descriptor descriptor, size_t &descriptorFlags) |
|
static void | x86_x64::CPUID2::DetectCacheAndTLB (size_t &descriptorFlags) |
|
static Status | x86_x64::DetectCacheAndTLB () |
|
const x86_x64::Cache * | x86_x64::Caches (size_t idxCache) |
|
#define CACHE |
( |
|
descriptor, |
|
|
|
flags, |
|
|
|
totalSize, |
|
|
|
assoc, |
|
|
|
entrySize |
|
) |
| { descriptor, assoc, -entrySize, flags | ((totalSize)/(entrySize)) } |
#define TLB |
( |
|
descriptor, |
|
|
|
flags, |
|
|
|
entrySize, |
|
|
|
assoc, |
|
|
|
numEntries |
|
) |
| { descriptor, assoc, numEntries, flags | (entrySize) } |